

# The iFDAQ of COMPASS -



## An intelligent, FPGA-based event builder as an example for the future?




D. Steffen<sup>a</sup>, I. Konorov<sup>b</sup>, J. Novy<sup>c</sup>, O. Subrt<sup>a</sup>, M. Bodlak<sup>d</sup>, Y. Bai<sup>b</sup>, V. Frolov<sup>e</sup>, V. Jary<sup>c</sup>,  
S. Huber<sup>b</sup>, D. Levit<sup>b</sup>, M. Virius<sup>c</sup>


(a) CERN, Genève, Switzerland, (b) Technische Universität München, Germany  
(c) Czech Technical University, Czech Republic, (d) Charles University, Czech Republic  
(e) Joint Inst. For Nuclear Research, Russia

Hardware Event Building

### “Traditional” Event Building



### Hardware Event Builder of iFDAQ



### Properties of iFDAQ

#### Built-in intelligence:

- Self Diagnostics
- Data check/FE-error handling
- Redundancy & self-reconfiguration (development) => Continuous data taking

- On-spill data rate: 1.5 GB/s
- Buffering on all levels of event building
  - ↳ 500 MB/s sustained rate
- 3 independent interfaces:
  - Time distribution (TCS)
  - Data flow (SLINK)
  - Slow control (IPbus)

### Data Handling Card (DHC)

**form factor:**  $\mu$ TCA / AMC standard  
6U VME carrier card

**FPGA:** Xilinx Virtex6

**memory:** 4GB DDR3 SDRAM

- firmware:**
- DHCmx (12:1 multiplexer)
  - DHCsw (8x8 switch)
  - DHCsb (PCIe spillbuffer)

- interfaces:**
- TCS (Trigger Control System)
  - 1 Gb Ethernet control network (IPbus)
  - 16 serial data links (SLINK)
  - PCIe (for spillbuffer)

**throughput:** 3 GB/s as DHCsw




DHC on VME carrier Card as used for DHCmx and DHCsw




DHC as used for DHCsb

### Future Upgrades – ATCA and crosspoint switch




- 4 DHC per carrier card
- 3 carrier cards => 12 AMC slots
- Interconnection via full mesh
- Integration of spare resources
- IPMC – Intelligent Platform Management Controller (ATLAS, xTCA Interest Group)




- crosspoint switch:** Vitesse – VSC3144-02
- fully programmable
- FPGA:** Xilinx Artix-7
- cross switch control and monitoring
  - Hub to AMC modules

FPGA Modules of iFDAQ

### Run Control GUI





### RCCAR-Software



- Control of DAQ configuration through web and C++ GUI
- Multithreaded event processing and error detection
- DAQ status monitoring and system overview

### Scaling Possibilities & Costs




#### Scenario for:

- Xilinx 7-series FPGA
- SLINK interfaces replaced by Aurora

Software Tools

### Supported by



### Place/Time

August 3 – 10, 2016  
Chicago

Scaling of Hardware EB